

DICE/DWF SPECIFICATION

RH1083CK 7.5A Low Dropout Positive Adjustable Regulator


PAD FUNCTION

- 1. ADJUST
- 2. V_{OUT}
- 3. V_{IN}

DIE CROSS REFERENCE

LTC Finished	Order DICE CANDIDATE
Part Number	Part Number Below
RH1083CK	RH1083CK DICE
RH1083CK	RH1083CK DWF*

Please refer to LTC standard product data sheet for other applicable product information. *DWF = DICE in wafer form.



 $\begin{array}{l} 160 \text{mils} \times 121 \text{mils} \\ \text{Backside metal: Alloyed gold layer} \\ \text{Backside potential: substrate to Pad 2} \end{array}$

 \mathcal{LT} , LTC and LTM are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

DICE/DWF ELECTRICAL TEST LIMITS

PARAMETER	CONDITIONS	NOTES	MIN	MAX	UNITS
Reference Voltage	$I_{OUT} = 10$ mA, $(V_{IN} - V_{OUT}) = 3V$		1.238	1.262	V
			1.225	1.270	V
Line Regulation	$\begin{array}{l} I_{OUT} = 10 mA, \ 1.5 V \leq (V_{IN} - V_{OUT}) \leq 15 V \\ 15 V \leq (V_{IN} - V_{OUT}) \leq 30 V \end{array}$	1, 2		0.2 0.5	% %
Load Regulation	$(V_{IN} - V_{OUT}) = 3V$ 10mA $\leq I_{OUT} \leq 50$ mA	1, 2		0.35	%
Dropout Voltage	$\Delta V_{REF} = 1\%$, $I_{OUT} = 50 \text{mA}$	3		1.5	V
Current Limit	$(V_{IN} - V_{OUT}) = 5V$		8		A
Minimum Load Current	$(V_{IN} - V_{OUT}) = 25V$			10	mA
ADJUST Pin Current	T _J = 25°C			120	μA
ADJUST Pin Current Change	$\begin{array}{l} 10mA \leq I_{OUT} \leq 50mA \\ 1.5V \leq (V_{IN} - V_{OUT}) \leq 25V \end{array}$			5	μA



RH1083CK

DICE/DWF ELECTRICAL TEST LIMITS

Note 1: See the LT[®]1083 data sheet thermal regulation specifications for changes in output voltage due to heating effects. Line and load regulation are measured at a constant junction temperature by low duty cycle pulse testing.

Note 2: Power dissipation is determined by the input/output differential voltage and the output current.

Note 3: Dropout voltage is tested at 50mA but guaranteed over the full output current range of the device. Test points and limits are shown on the Dropout Voltage curve in the LT1083 data sheet.

Rad Hard die require special handling as compared to standard IC chips.

Rad Hard die are susceptible to surface damage because there is no silicon nitride passivation as on standard die. Silicon nitride protects the die surface from scratches by its hard and dense properties. The passivation on Rad Hard die is silicon dioxide that is much "softer" than silicon nitride.

LTC recommends that die handling be performed with extreme care so as to protect the die surface from scratches. If the need arises to move the die around from the chip tray, use a Teflon-tipped vacuum wand. This wand can be made by pushing a small diameter Teflon tubing onto the tip of a steel-tipped wand. The inside diameter of the Teflon tip should match the die size for efficient pickup. The tip of the Teflon should be cut square and flat to ensure good vacuum to die surface. Ensure the Teflon tip remains clean from debris by inspecting under stereoscope.

During die attach, care must be exercised to ensure no tweezers touch the top of the die.

Wafer level testing is performed per the indicated specifications for dice. Considerable differences in performance can often be observed for dice versus packaged units due to the influences of packaging and assembly on certain devices and/or parameters. Please consult factory for more information on dice performance and lot qualifications via lot sampling test procedures.

Dice data sheet subject to change. Please consult factory for current revision in production.

I.D.No. 66-13-1083ck

